Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


If the current thru the poly is 20nA and the contact can
take a max current of 10nA how would u overcome the problem?



If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u ove..

Answer / kamal

Place two contacts on poly.

Is This Answer Correct ?    10 Yes 0 No

Post New Answer

More VLSI Interview Questions

What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  


What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?

4 Answers   Intel,


What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


What are the various regions of operation of mosfet? How are those regions used?

0 Answers  


Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,


Explain the three regions of operation of a mosfet.

0 Answers  


What happens if we delay the enabling of Clock signal?

4 Answers  


Insights of a Tri-State Inverter?

3 Answers   Intel,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,


Categories