Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

what is Channel length modulation?

Answer Posted / arjun

Ideally, In Saturation region, Ids is independent of Vds.
But the reverse biased junction between the drain and body forms a depletion region of width Ld which increases with Vds(= Vdb).

This increase in the depletion region width will decrease the size of the channel.
L(eff) = L(actual) - Ld.
With the increase in Vds, The effective channel length decreases which means higher current.
This is important because it reduces the gain of the amplifier

Is This Answer Correct ?    0 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1012


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1407


What does it mean “the channel is pinched off”?

1301


Are you familiar with the term snooping?

3428


Explain sizing of the inverter?

4366


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1503


What is the difference between cmos and bipolar technologies?

1087


What are the steps involved in designing an optimal pad ring?

1123


Implement a 2 I/P and gate using Tran gates?

3965


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1089


Explain the working of 4-bit Up/down Counter?

4392


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1205


what is SCR (Silicon Controlled Rectifier)?

999


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

971


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4060