What was your role in the silicon evaluation/product ramp?
What tools did you use?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

what is verilog?

0 Answers  


Factors affecting Power Consumption on a chip?

7 Answers   Intel,


Why do we use a Clock tree?

3 Answers   Intel,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


How to find the read failiure probablity in SRAM?

2 Answers  






Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


what is the difference between the testing and verification?

1 Answers   Intel,


Insights of a 4bit adder/Sub Circuit?

0 Answers   Intel,


Explain Custom Design Flow?

2 Answers   Intel,


What is the difference between nmos and pmos technologies?

0 Answers  


What's the price in 1K quantity?

0 Answers   Wipro,


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,


Categories