Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


what is conductance and valence band?



what is conductance and valence band?..

Answer / sharekhan

Conduction band: Its a band representing the total number
of electrons(of all atoms of a semiconductor material)
available for conduction.
For an n-type semiconductor,conduction band contains large
number of electrons & for p-type semiconductor, CB contains
few number of electrons.

Valence Band: Its a band representing the total number of
holes of all atoms of a semiconductor material.
For an n-type semiconductor,valence band contains few
number of holes & for p-type semiconductor, VB contains
large number of holes.

Conduction band is at a higher energy level than valence
band

Is This Answer Correct ?    7 Yes 3 No

Post New Answer

More VLSI Interview Questions

Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,


Explain how binary number can give a signal or convert into a digital signal?

0 Answers  


What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


What happens if we delay the enabling of Clock signal?

4 Answers  


Explain the Charge Sharing problem while sampling data from a Bus?

1 Answers  


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

0 Answers   Intel,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


How can you model a SRAM at RTL Level?

1 Answers  


Why is Extraction performed?

1 Answers   Intel,


Categories