Interested to Buy Any Domain ? << Click Here >> for more details...
What types of high speed CMOS circuits have you designed?
- 2 Answers
- 14547 Views
- Infosys, Intel, I also Faced
- E-Mail Answers
Answer Posted / narasimha reddy d l
generally the static circuits will occupy more space but
the dynamic circuit contains only one pmos device it
occupies less space and the power dessipation and delay are
reduced to get high performance. still we use domino
circuits which contains an additional not gate at the
output to avoiding the cascading problem in dynamic
circuits. this offers more ferformance by increasing the
noise immunity.
| Is This Answer Correct ? | 7 Yes | 2 No |
Post New Answer View All Answers
Draw the Layout of an Inverter?
Explain what is slack?
What are the different gates where boolean logic are applicable?
Mention what are the two types of procedural blocks in Verilog?
How does a Bandgap Voltage reference work?
Draw the stick diagram of a NOR gate. Optimize it
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
How to improve these parameters? (Cascode topology, use long channel transistors)
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
If not into production, how far did you follow the design and why did not you see it into production?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What is look up table in vlsi?
what is SCR (Silicon Controlled Rectifier)?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
