Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  

---

What is SPICE?

4 Answers   Intel,

---

What is component binding?

2 Answers   Intel,

---

What are the different gates where boolean logic are applicable?

0 Answers  

---

What happens if we delay the enabling of Clock signal?

4 Answers  

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,

---

What is FPGA?

7 Answers   Intel,

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

0 Answers   Infosys,

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

Why do we use a Clock tree?

3 Answers   Intel,

---

What is validation?

2 Answers   Intel,

---

Tell me the parameters as many as possible you know that used to character an amplifier?

1 Answers  

---