Answer / neto colina

Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.

M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)

E IS CLEAN: Value Match with main memory

S Cache may be stored in other caches of the machine

I Invalid

Explain what is multiplexer?

0 Answers  

---

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,

---

Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  

---

Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,

---

What are the changes that are provided to meet design power targets?

0 Answers  

---

---

How can you model a SRAM at RTL Level?

0 Answers   Infosys,

---

verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

2 Answers   Cosmic Circuits, HP,

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---

What is the function of chain reordering?

0 Answers  

---

Tell me the parameters as many as possible you know that used to character an amplifier?

1 Answers  

---

Draw the Layout of an Inverter?

0 Answers   Intel,

---