Answer / neto colina

Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.

M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)

E IS CLEAN: Value Match with main memory

S Cache may be stored in other caches of the machine

I Invalid

What products have you designed which have entered high volume production?

1 Answers   Intel,

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  

---

What is clock feed through?

2 Answers   Intel,

---

Explain how Verilog is different to normal programming language?

0 Answers  

---

Insights of an inverter. Explain the working?

1 Answers   Intel,

---

Explain the three regions of operation of a mosfet.

0 Answers  

---

Insights of a Tri-state inverter?

1 Answers   Intel,

---

What are the various regions of operation of mosfet? How are those regions used?

0 Answers  

---

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---