Explain how Verilog is different to normal programming language?

Question Posted / ranjana yadav

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

Implement a 2 I/P and gate using Tran gates?

Tell me how BJT works.

What happens if we use an Inverter instead of the Differential Sense Amplifier?

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

What are the different types of skews used in vlsi?

How do you size NMOS and PMOS transistors to increase the threshold voltage?

Explain what is the use of defpararm?

What is the difference between cmos and bipolar technologies?

Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

Explain the various MOSFET Capacitances & their significance?

What is FPGA?

For more VLSI Interview Questions Click Here