Explain how Verilog is different to normal programming language?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What is clock feed through?

2 Answers   Intel,


What is the ideal input and output resistance of a current source?

0 Answers  


what are three regions of operation of MOSFET and how are they used?

0 Answers  


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,






what is the doping?

5 Answers  


How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

0 Answers   Intel,


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


what is short Channel effect.

2 Answers  


How about voltage source?

0 Answers  


What is the build-in potential?

1 Answers   Wipro,


Categories