Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / neto colina
Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.
M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)
E IS CLEAN: Value Match with main memory
S Cache may be stored in other caches of the machine
I Invalid
| Is This Answer Correct ? | 12 Yes | 6 No |
Post New Answer View All Answers
Why does the present vlsi circuits use mosfets instead of bjts?
What are the different ways in which antenna violation can be prevented?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What is the difference between cmos and bipolar technologies?
What is the difference between nmos and pmos technologies?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How can you model a SRAM at RTL Level?
What is look up table in vlsi?
what is Slack?
For CMOS logic, give the various techniques you know to minimize power consumption
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is the function of enhancement mode transistor?
Explain sizing of the inverter?
What was your role in the silicon evaluation/product ramp? What tools did you use?
