What is FPGA?
Answers were Sorted based on User's Feedback
Answer / pandiammalk
FPGA is Field Programmable Gate array. We can implement any
digital logic functions in FPGA.
| Is This Answer Correct ? | 26 Yes | 3 No |
Answer / balaji
fpga are programmable digital logic chips,what that means
is that you can program them to do almost any digital
function
| Is This Answer Correct ? | 22 Yes | 4 No |
Answer / radhika
It is an array of gates with interconnects and any logical
function can be implemented using FPGA.
| Is This Answer Correct ? | 16 Yes | 1 No |
Answer / anilb
"FPGA" is Field programmable gate array. Using this we can
implement Digital logic CHIP function.
| Is This Answer Correct ? | 9 Yes | 1 No |
Answer / shravan
FPGA is Field programmable gate array.
A field programmable gate array (FPGA) is an integrated
circuit (IC) that includes a two-dimensional array of
general-purpose logic circuits, called cells or logic
blocks, whose functions are programmable.
An FPGA is similar to a PLD, but whereas PLDs are generally
limited to hundreds of gates, FPGAs support thousands of gates.
| Is This Answer Correct ? | 8 Yes | 2 No |
Answer / basayya s l
"FPGA" is Field programmable gate array. it is used for
improveing the "DIGITAl LOGIC BLOCKES". using the "HDL" codes
| Is This Answer Correct ? | 6 Yes | 2 No |
Answer / gogulnath
field programmable gate array,it is the tool which is
readily available in market to simulate the language
| Is This Answer Correct ? | 0 Yes | 40 No |
Differences between IRSIM and SPICE?
Write a VLSI program that implements a toll booth controller?
What is pipelining and how can we increase throughput using pipelining?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What is the function of enhancement mode transistor?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is Fermi level?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Draw the stick diagram of a NOR gate. Optimize it
What transistor level design tools are you proficient with? What types of designs were they used on?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?