What is FPGA?
Answers were Sorted based on User's Feedback
Answer / pandiammalk
FPGA is Field Programmable Gate array. We can implement any
digital logic functions in FPGA.
| Is This Answer Correct ? | 26 Yes | 3 No |
Answer / balaji
fpga are programmable digital logic chips,what that means
is that you can program them to do almost any digital
function
| Is This Answer Correct ? | 22 Yes | 4 No |
Answer / radhika
It is an array of gates with interconnects and any logical
function can be implemented using FPGA.
| Is This Answer Correct ? | 16 Yes | 1 No |
Answer / anilb
"FPGA" is Field programmable gate array. Using this we can
implement Digital logic CHIP function.
| Is This Answer Correct ? | 9 Yes | 1 No |
Answer / shravan
FPGA is Field programmable gate array.
A field programmable gate array (FPGA) is an integrated
circuit (IC) that includes a two-dimensional array of
general-purpose logic circuits, called cells or logic
blocks, whose functions are programmable.
An FPGA is similar to a PLD, but whereas PLDs are generally
limited to hundreds of gates, FPGAs support thousands of gates.
| Is This Answer Correct ? | 8 Yes | 2 No |
Answer / basayya s l
"FPGA" is Field programmable gate array. it is used for
improveing the "DIGITAl LOGIC BLOCKES". using the "HDL" codes
| Is This Answer Correct ? | 6 Yes | 2 No |
Answer / gogulnath
field programmable gate array,it is the tool which is
readily available in market to simulate the language
| Is This Answer Correct ? | 0 Yes | 40 No |
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?
What is clock feed through?
what is Channel length modulation?
What are the total number of lines written by you in C/C++? What compiler was used?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
Have you studied buses? What types?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What is Noise Margin? Explain the procedure to determine Noise Margin?
4 Answers Amkor, Cisco, Infosys, Intel,
Insights of a Tri-state inverter?
Why is OOPS called OOPS? (C++)
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?