Answer / rams

D latch is a device it simply transfers data from input to
output when the enable is activated.its used for the
forming of d flip flops.

Answer / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

Answer / bhushan

D-Latch is a level sensitive flip-flop.
output changes as long as clock is High(for +ve level
sensitive) or High(for -ve level sensitive)


library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;

end arch_D_latch;

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,

---

Describe the various effects of scaling?

0 Answers   Infosys,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

Explain various adders and diff between them?

1 Answers   Intel,

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,

---

what is the difference between the testing and verification?

1 Answers   Intel,

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

Explain the working of Insights of an inverter ?

0 Answers   Intel,

---

What types of high speed CMOS circuits have you designed?

0 Answers   Intel,

---