Answer / rams

D latch is a device it simply transfers data from input to
output when the enable is activated.its used for the
forming of d flip flops.

Answer / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

Answer / bhushan

D-Latch is a level sensitive flip-flop.
output changes as long as clock is High(for +ve level
sensitive) or High(for -ve level sensitive)


library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;

end arch_D_latch;

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

What is pipelining and how can we increase throughput using pipelining?

1 Answers   Intel,

---

How many bit combinations are there in a byte?

6 Answers   Intel,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,

---

Explain the Various steps in Synthesis?

0 Answers   Intel,

---

What are the different classification of the timing control?

0 Answers  

---

Explain various adders and diff between them?

1 Answers   Intel,

---

How to improve these parameters? (Cascode topology, use long channel transistors)

0 Answers  

---

What are the different ways in which antenna violation can be prevented?

0 Answers  

---

What are the main issues associated with multiprocessor caches and how might you solve them?

0 Answers   Intel,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,

---