What happens if we increase the number of contacts or via
from one metal layer to the next?
Answer / kaustubh
more parallel paths due to more vias, hence lesser resistance
| Is This Answer Correct ? | 9 Yes | 0 No |
what is verilog?
What products have you designed which have entered high volume production?
How does a Bandgap Voltage reference work?
Cross section of a PMOS transistor?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
How to improve these parameters? (Cascode topology, use long channel transistors)
Differences between Array and Booth Multipliers?
How can you model a SRAM at RTL Level?
What are the steps involved in preventing the metastability?
Explain Clock Skew?
How logical gates are controlled by boolean logic?