What happens if we increase the number of contacts or via
from one metal layer to the next?
- 1 Answers
- 6691 Views
- Infosys, I also Faced
- E-Mail Answers
Answer / kaustubh
more parallel paths due to more vias, hence lesser resistance
| Is This Answer Correct ? | 9 Yes | 0 No |
What are the different design constraints occur in the synthesis phase?
What?s the difference between Testing & Verification?
Are you familiar with the term MESI?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain about 6-T XOR gate?
Insights of a 2 input NOR gate. Explain the working?
Explain the Charge Sharing problem while sampling data from a Bus?
What are the different types of skews used in vlsi?
what is the difference between the testing and verification?
Why does the present vlsi circuits use mosfets instead of bjts?
86 Family 
