Interested to Buy Any Domain ? << Click Here >> for more details...
What is charge sharing?
- 2 Answers
- 13520 Views
- Cypress Semiconductor, Intel, I also Faced
- E-Mail Answers
Answer Posted / gk
it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the different measures that are required to achieve the design for better yield?
Explain how MOSFET works?
What are the different gates where boolean logic are applicable?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Write a VLSI program that implements a toll booth controller?
What are the different design constraints occur in the synthesis phase?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
what is a sequential circuit?
What is the difference between the mealy and moore state machine?
Draw a 6-T SRAM Cell and explain the Read and Write operations
How binary number can give a signal or convert into a digital signal?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what are three regions of operation of MOSFET and how are they used?
What is Noise Margin? Explain the procedure to determine Noise Margin?
