Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

Explain the concept of a Clock Divider Circuit? Write a VHDL
code for the same?

Question Posted / markus

3 Answers
18444 Views
Intel, I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?..

Answer / jaya suriya

IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;

Is This Answer Correct ?

19 Yes

13 No

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?..

Answer / senthil

I am using the Mr.Suriya code with little modification.

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;

Is This Answer Correct ?

12 Yes

12 No

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?..

Answer / manju

please initialize the variables before using it in the
behaviour architecture or else it will be in the unknown
state still it has some legal value.

Is This Answer Correct ?

2 Yes

4 No

Post New Answer