Explain the concept of a Clock Divider Circuit? Write a VHDL
code for the same?
Answers were Sorted based on User's Feedback
Answer / jaya suriya
IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...
ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;
Is This Answer Correct ? | 19 Yes | 13 No |
Answer / senthil
I am using the Mr.Suriya code with little modification.
ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;
Is This Answer Correct ? | 12 Yes | 12 No |
Answer / manju
please initialize the variables before using it in the
behaviour architecture or else it will be in the unknown
state still it has some legal value.
Is This Answer Correct ? | 2 Yes | 4 No |
What is the difference between cmos and bipolar technologies?
What does it mean “the channel is pinched off”?
what is a sequential circuit?
How logical gates are controlled by boolean logic?
Basic Stuff related to Perl?
Insights of a 2 input NAND gate. Explain the working?
What is latchup? Explain the methods used to prevent it?
Mention what are the different gates where Boolean logic are applicable?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain how logical gates are controlled by Boolean logic?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)