Answer / sham

w r t VHDL component binding is binding of an entity with an architecture declared else where..

Answer / khush

If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.

Syntax:

configuration configuration_name of entity_name is
block_configuration;
end configuration_name.

Block_configuration defines the binding of components in a
block. This can be written as

for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,

for component_labels:component_name
block_configuration;
end for;

What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,

---

What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,

---

Insights of a 2 input NAND gate. Explain the working?

1 Answers   Intel,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  

---

what is Slack?

0 Answers  

---

Explain the various MOSFET Capacitances & their significance?

1 Answers  

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

what is Channel length modulation?

2 Answers   Intel,

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,

---

Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,

---