Answer / sham

w r t VHDL component binding is binding of an entity with an architecture declared else where..

Answer / khush

If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.

Syntax:

configuration configuration_name of entity_name is
block_configuration;
end configuration_name.

Block_configuration defines the binding of components in a
block. This can be written as

for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,

for component_labels:component_name
block_configuration;
end for;

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,

---

what is multiplexer?

0 Answers  

---

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

What are the different ways in which antenna violation can be prevented?

0 Answers  

---

What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,

---

If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,

---

Are you familiar with the term MESI?

1 Answers   Intel,

---

Give various factors on which threshold voltage depends.

0 Answers  

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,

---

Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,

---

Given a circuit and asked to tell the output voltages of that circuit?

1 Answers   Intel, Omega Healthcare,

---