Answer / sham

w r t VHDL component binding is binding of an entity with an architecture declared else where..

Answer / khush

If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.

Syntax:

configuration configuration_name of entity_name is
block_configuration;
end configuration_name.

Block_configuration defines the binding of components in a
block. This can be written as

for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,

for component_labels:component_name
block_configuration;
end for;

Draw a 6-T SRAM Cell and explain the Read and Write operations

0 Answers   Infosys,

---

What are the steps involved in preventing the metastability?

0 Answers  

---

What is the main function of metastability in vsdl?

0 Answers  

---

What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?

2 Answers  

---

Insights of a pass gate. Explain the working?

0 Answers   Intel,

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

0 Answers   Intel,

---

Are you familiar with the term snooping?

1 Answers   Intel,

---

Differences between D-Latch and D flip-flop?

17 Answers   AIT, Intel, Sibridge Technologies,

---

what is a sequential circuit?

0 Answers  

---

Explain the Charge Sharing problem while sampling data from a Bus?

1 Answers  

---

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,

---