Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?

Answers were Sorted based on User's Feedback



What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / amar

power consumption because of leakage is a measure concern

Is This Answer Correct ?    5 Yes 0 No

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / arpan

Due to scaling, the gate oxide thickness is reduced. due to
which gate oxide leakage current flows. And we know that
increase in leakage current, increases power dissipation
which leads to the damage of a cell.

Is This Answer Correct ?    3 Yes 0 No

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / manju

capacitance is also a major concern in sub micron level.

Is This Answer Correct ?    2 Yes 0 No

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / maroof husain

When divice length scaled down, we acheive high spped

Is This Answer Correct ?    1 Yes 1 No

Post New Answer

More VLSI Interview Questions

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,


What are the different ways in which antenna violation can be prevented?

0 Answers  


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  


What happens when the gate oxide is very thin?

3 Answers   Intel,


While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,


Explain the three regions of operation of a mosfet.

0 Answers  


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,


Categories