Interested to Buy Any Domain ? << Click Here >> for more details...
What happens to delay if you increase load capacitance?
- 3 Answers
- 19107 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / jaya suriya
pd=f *c* vdd^2
power dissipation get increases.....
propagation delay get increases....
so speed of the circuit get decreased...
| Is This Answer Correct ? | 19 Yes | 0 No |
Post New Answer View All Answers
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the different measures that are required to achieve the design for better yield?
Insights of a 4bit adder/Sub Circuit?
What is the main function of metastability in vsdl?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
what is verilog?
Working of a 2-stage OPAMP?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Mention what are three regions of operation of mosfet and how are they used?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain Basic Stuff related to Perl?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
6-T XOR gate?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
