What happens to delay if you increase load capacitance?
- 3 Answers
- 17670 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / madhu
Delay increases
| Is This Answer Correct ? | 28 Yes | 0 No |
Post New Answer View All Answers
What are the changes that are provided to meet design power targets?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the steps involved in preventing the metastability?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain CMOS Inverter transfer characteristics?
what is verilog?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is a sequential circuit?
What happens if we delay the enabling of Clock signal?
Explain Cross section of an NMOS transistor?
Explain about 6-T XOR gate?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
