Follow Our FB Page << CircleMedia.in >> for Daily Laughter. We Post Funny, Viral, Comedy Videos, Memes, Vines...


Differences between functions and Procedures in VHDL?

Answers were Sorted based on User's Feedback



Differences between functions and Procedures in VHDL?..

Answer / manav rathi

function:
1:executes in zero stimulation time.
2:usually return a single value.
3:parameters of mode IN.
4:do not have wait statement.
5:function call state always concurrent.
procedure:
1:may or may not execute in zero stimulation time depending
upon whether it has wait statement or not.
2:may or may not retun a single value.
3:parameters of in,out or inout.
4:has wait statement.
5:procedure call statement may be cocurrent or sequential.

Is This Answer Correct ?    181 Yes 8 No

Differences between functions and Procedures in VHDL?..

Answer / vlsiengr

rocedures return many values while function can return only one.

Is This Answer Correct ?    48 Yes 8 No

Differences between functions and Procedures in VHDL?..

Answer / amar

functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed

you can compare with verilog task and functions as well

Is This Answer Correct ?    35 Yes 14 No

Differences between functions and Procedures in VHDL?..

Answer / vicky

Function return only one vale but procedure return many value...

Is This Answer Correct ?    1 Yes 1 No

Differences between functions and Procedures in VHDL?..

Answer / princehari

VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples

Is This Answer Correct ?    12 Yes 26 No

Post New Answer



More VLSI Interview Questions

How binary number can give a signal or convert into a digital signal?

0 Answers  


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  


what is conductance and valence band?

1 Answers  






Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


Write a program to explain the comparator?

0 Answers  


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,


Different ways of implementing a comparator?

1 Answers   Intel,


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

0 Answers   Infosys,






Categories