What happens to delay if you increase load capacitance?
- 3 Answers
- 17676 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
If load capacitance is increased then time require to charge
the capacitance increases, so the rise time increases which
in turn increases the delay.
| Is This Answer Correct ? | 7 Yes | 1 No |
Post New Answer View All Answers
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What are the different gates where boolean logic are applicable?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Insights of a 4bit adder/Sub Circuit?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What was your role in the silicon evaluation or product ramp? What tools did you use?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What is look up table in vlsi?
What are the steps involved in preventing the metastability?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Design an 8 is to 3 encoder using 4 is to encoder?
Write a VLSI program that implements a toll booth controller?
Explain the Charge Sharing problem while sampling data from a Bus?
How can you construct both PMOS and NMOS on a single substrate?
Explain the operation considering a two processor computer system with a cache for each processor.
