What is Noise Margin? Explain the procedure to determine
Noise Margin?




Answers were Sorted based on User's Feedback



What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / pradeep

Noise margin simply means margin for noise. it can tolerate
some amount of noise. The senders must be held at higher
standards than the receivers. For a 5V level, a voltage
above 4.5V is considered 1, and for receiver the voltage
above 3.5V is considered 1. therefore, the noise margin
4.5-3.5=1V.
it is deigned by looking at voltage transfer function.

Is This Answer Correct ?    48 Yes 3 No

What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Is This Answer Correct ?    52 Yes 26 No

What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / shubham sharma

"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol

vil=0,vol=0.
vih=1,voh=1.

Is This Answer Correct ?    11 Yes 3 No




What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Is This Answer Correct ?    12 Yes 35 No

Post New Answer



More VLSI Interview Questions

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


What was your role in the silicon evaluation or product ramp? What tools did you use?

0 Answers   Intel,


what is the difference between the testing and verification?

1 Answers   Intel,


How does a pn junction works?

2 Answers   Wipro,






Why do we need both PMOS and NMOS transistors to implement a pass gate?

3 Answers   Intel, INEL,


What happens to delay if you increase load capacitance?

3 Answers  


Implement an Inverter using a single transistor?

4 Answers   Intel,


what is charge sharing?

0 Answers  


Tell me how MOSFET works.

0 Answers  


What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers  


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Wipro, Intel,






Categories