What is Noise Margin? Explain the procedure to determine
Noise Margin?




Answers were Sorted based on User's Feedback



What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / pradeep

Noise margin simply means margin for noise. it can tolerate
some amount of noise. The senders must be held at higher
standards than the receivers. For a 5V level, a voltage
above 4.5V is considered 1, and for receiver the voltage
above 3.5V is considered 1. therefore, the noise margin
4.5-3.5=1V.
it is deigned by looking at voltage transfer function.

Is This Answer Correct ?    48 Yes 3 No

What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Is This Answer Correct ?    52 Yes 26 No

What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / shubham sharma

"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol

vil=0,vol=0.
vih=1,voh=1.

Is This Answer Correct ?    11 Yes 3 No




What is Noise Margin? Explain the procedure to determine Noise Margin?..

Answer / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Is This Answer Correct ?    12 Yes 35 No

Post New Answer



More VLSI Interview Questions

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  


Insights of a Tri-State Inverter?

3 Answers   Intel,


What happens if we delay the enabling of Clock signal?

0 Answers  


Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,


For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  






Why is Extraction performed?

1 Answers   Intel,


Insights of a pass gate. Explain the working?

0 Answers   Intel,


Explain the various MOSFET Capacitances & their significance?

1 Answers  


What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  


Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,






Categories