Answer Posted / pradeep

Noise margin simply means margin for noise. it can tolerate
some amount of noise. The senders must be held at higher
standards than the receivers. For a 5V level, a voltage
above 4.5V is considered 1, and for receiver the voltage
above 3.5V is considered 1. therefore, the noise margin
4.5-3.5=1V.
it is deigned by looking at voltage transfer function.

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

669

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

731

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

1973

---

Working of a 2-stage OPAMP?

2599

---

Explain what is the depletion region?

618

---

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3223

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

688

---

Explain how Verilog is different to normal programming language?

673

---

What are the different classification of the timing control?

573

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1059

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

644

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3377

---

What does the above code synthesize to?

2004

---

Cross section of a PMOS transistor?

4242

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1732

---