Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

What are the various regions of operation of mosfet? How are those regions used?

1073

---

How can you model a SRAM at RTL Level?

5681

---

How does a Bandgap Voltage reference work?

3837

---

How to improve these parameters? (Cascode topology, use long channel transistors)

2130

---

How binary number can give a signal or convert into a digital signal?

1132

---

What are the changes that are provided to meet design power targets?

1047

---

Explain what is multiplexer?

1024

---

What is look up table in vlsi?

938

---

Mention what are the different gates where Boolean logic are applicable?

1055

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1237

---

Are you familiar with the term MESI?

2633

---

Explain the Charge Sharing problem while sampling data from a Bus?

4653

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2389

---

Explain the three regions of operation of a mosfet.

1032

---

Explain how Verilog is different to normal programming language?

1177

---