Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Draw the stick diagram of a NOR gate. Optimize it

744

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

569

---

Explain about 6-T XOR gate?

723

---

What are the steps required to solve setup and hold violations in vlsi?

614

---

What types of CMOS memories have you designed? What were their size? Speed?

2615

---

---

Differences between IRSIM and SPICE?

4937

---

Are you familiar with the term MESI?

2108

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

706

---

What does it mean “the channel is pinched off”?

839

---

Give various factors on which threshold voltage depends.

741

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

856

---

What is the function of tie-high and tie-low cells?

612

---

Explain the working of Insights of a pass gate ?

666

---

What is the function of enhancement mode transistor?

620

---

Write a program to explain the comparator?

672

---