Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1504

---

Give various factors on which threshold voltage depends.

1231

---

What is Body Effect?

2463

---

What is the purpose of having depletion mode device?

987

---

Describe the various effects of scaling?

4743

---

Explain what is scr (silicon controlled rectifier)?

1017

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1063

---

Insights of a 4bit adder/Sub Circuit?

3292

---

What happens if we delay the enabling of Clock signal?

2299

---

Differences between Array and Booth Multipliers?

4013

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1246

---

Explain what is slack?

1014

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1141

---

How logical gates are controlled by boolean logic?

1019

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1230

---