Interested to Buy Any Domain ? << Click Here >> for more details...
What is Noise Margin? Explain the procedure to determine
Noise Margin?
- 4 Answers
- 34397 Views
- Amkor, Cisco, Infosys, Intel, I also Faced
- E-Mail Answers
Answer Posted / shubham sharma
"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol
vil=0,vol=0.
vih=1,voh=1.
| Is This Answer Correct ? | 11 Yes | 4 No |
Post New Answer View All Answers
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain what is scr (silicon controlled rectifier)?
Explain what is the use of defpararm?
What types of high speed CMOS circuits have you designed?
How does Vbe and Ic change with temperature?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is Body Effect?
Why does the present vlsi circuits use mosfets instead of bjts?
What are the different design constraints occur in the synthesis phase?
Give various factors on which threshold voltage depends.
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Cross section of a PMOS transistor?
Implement a 2 I/P and gate using Tran gates?
How can you model a SRAM at RTL Level?
What is look up table in vlsi?
