Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

Intel,

1 6921

Why is OOPS called OOPS? (C++)

ARM, Intel,

1 5506

What is a linked list? Explain the 2 fields in a linked list?

Intel,

1 8296

Implement a 2 I/P and gate using Tran gates?

Intel,

4010

Insights of a 4bit adder/Sub Circuit?

Intel,

3374

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

Intel,

5 14109

Explain various adders and diff between them?

Intel,

1 5513

Explain the working of 4-bit Up/down Counter?

Intel,

4439

A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

Intel,

3 9882

Advantages and disadvantages of Mealy and Moore?

Intel,

2 40711

Id vs. Vds Characteristics of NMOS and PMOS transistors?

Brillient, Intel, ISRO,

1 17198

Explain the operation of a 6T-SRAM cell?

Intel,

4513

Differences between DRAM and SRAM?

Infosys, Intel, University, Wipro,

14 72806

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

Intel,

3796

Given a circuit and asked to tell the output voltages of that circuit?

Intel, Omega Healthcare,

1 5130


Post New VLSI Questions

Un-Answered Questions { VLSI }

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1116


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1573


Explain what is Verilog?

1115


What types of CMOS memories have you designed? What were their size? Speed?

3144


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2402


What are the different ways in which antenna violation can be prevented?

1127


Draw the Layout of an Inverter?

2507


What is the function of tie-high and tie-low cells?

1089


Explain Cross section of a PMOS transistor?

1234


What is threshold voltage?

1186


Explain what is multiplexer?

1083


what is multiplexer?

1164


Working of a 2-stage OPAMP?

3187


For CMOS logic, give the various techniques you know to minimize power consumption

1410


What's the price in 1K quantity?

2826