Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

Draw a 6-T SRAM Cell and explain the Read and Write operations

Infosys,

1289

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

Infosys,

1663

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

Infosys,

1573

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

Infosys,

1338

Draw a CMOS Inverter. Explain its transfer characteristics

Infosys,

1186

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Infosys,

1207

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

Infosys,

1279

For CMOS logic, give the various techniques you know to minimize power consumption

Infosys,

1410

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

Infosys,

1271

Draw the SRAM Write Circuitry

Infosys,

1189

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

Infosys,

1485

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

Infosys,

1299

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

Infosys,

1459

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

Infosys,

1305

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

Infosys,

1455


Post New VLSI Questions

Un-Answered Questions { VLSI }

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1338


What is the difference between cmos and bipolar technologies?

1136


Explain what is multiplexer?

1083


What is the function of chain reordering?

1078


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1149


How can you construct both PMOS and NMOS on a single substrate?

4984


what is multiplexer?

1164


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2841


Cross section of a PMOS transistor?

4773


What is Noise Margin? Explain the procedure to determine Noise Margin?

2462


How does a Bandgap Voltage reference work?

3909


What is the difference between nmos and pmos technologies?

1115


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1305


Explain Basic Stuff related to Perl?

1045