Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

What are the Factors affecting Power Consumption on a chip?

Intel,

1245

Explain various adders and difference between them?

Intel,

1164

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

Intel,

1207

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

Intel,

1160

Explain the working of Insights of a pass gate ?

Intel,

1175

Explain the Working of a 2-stage OPAMP?

Intel,

1149

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

Infosys,

1069

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

Infosys,

1321

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

Infosys,

1139

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

Infosys,

1158

Draw the stick diagram of a NOR gate. Optimize it

Infosys,

1233

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

Infosys,

1164

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

Infosys,

1093

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

Infosys,

1068

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

Infosys,

1100


Post New VLSI Questions

Un-Answered Questions { VLSI }

What types of CMOS memories have you designed? What were their size? Speed?

4615


What is the function of enhancement mode transistor?

1071


What transistor level design tools are you proficient with? What types of designs were they used on?

3397


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

2288


What is the ideal input and output resistance of a current source?

2965


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3743


What is the main function of metastability in vsdl?

1015


Give various factors on which threshold voltage depends.

1243


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4080


What happens if we delay the enabling of Clock signal?

2309


What are the different gates where boolean logic are applicable?

1007


What was your role in the silicon evaluation or product ramp? What tools did you use?

2268


If not into production, how far did you follow the design and why did not you see it into production?

2054


How binary number can give a signal or convert into a digital signal?

1155


6-T XOR gate?

4194