why is the number of gate inputs to CMOS gates usually limited to four?
No Answer is Posted For this Question
Be the First to Post Answer
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
For CMOS logic, give the various techniques you know to minimize power consumption
Are you familiar with VHDL and/or Verilog?
Differences between blocking and Non-blocking statements in Verilog?
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
What happens to delay if you increase load capacitance?
What happens if we delay the enabling of Clock signal?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is latchup? Explain the methods used to prevent it?
what is short Channel effect.
How do you size NMOS and PMOS transistors to increase the threshold voltage?