Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?

Answers were Sorted based on User's Feedback



Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, ..

Answer / adi

Latency is 5 clocks
Throughput is 1 instruction/clock

Is This Answer Correct ?    18 Yes 1 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, ..

Answer / inspiredminds

5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back

Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.

Is This Answer Correct ?    12 Yes 3 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, ..

Answer / el ingeniero

Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback

Is This Answer Correct ?    14 Yes 11 No

Post New Answer

More VLSI Interview Questions

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,


What are the different measures that are required to achieve the design for better yield?

0 Answers  


What are the different design techniques required to create a layout for digital circuits?

0 Answers  


Explain the difference between write through and write back cache.

2 Answers   Intel,


Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,


What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?

4 Answers   Intel,


WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,


How many bit combinations are there in a byte?

6 Answers   Intel,


Who provides the DRC rules?

5 Answers   Intel,


What is Fermi level?

5 Answers  


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  


Categories