Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12473 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
What?s the critical path in a SRAM?
2 Answers Infosys, Intel, Texas,
What is Cross Talk?
Have you studied buses? What types?
What are the Factors affecting Power Consumption on a chip?
What are the different design constraints occur in the synthesis phase?
What are the different gates where boolean logic are applicable?
What was your role in the silicon evaluation or product ramp? What tools did you use?
How logical gates are controlled by boolean logic?
what is body effect?
Why is Extraction performed?
What types of CMOS memories have you designed? What were their size? Speed?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
86 Family 
