Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
What are the different measures that are required to achieve the design for better yield?
What are the different design techniques required to create a layout for digital circuits?
Explain the difference between write through and write back cache.
Explain the various Capacitances associated with a transistor and which one of them is the most prominent?
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?
How many bit combinations are there in a byte?
Who provides the DRC rules?
What is Fermi level?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?