Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
What are the steps involved in preventing the metastability?
Are you familiar with VHDL and/or Verilog?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Implement a 2 I/P and gate using Tran gates?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Why is OOPS called OOPS? (C++)
6-T XOR gate?
What is the function of tie-high and tie-low cells?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
What happens if we increase the number of contacts or via from one metal layer to the next?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
Explain why & how a MOSFET works?