Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?

Answers were Sorted based on User's Feedback



Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, ..

Answer / adi

Latency is 5 clocks
Throughput is 1 instruction/clock

Is This Answer Correct ?    18 Yes 1 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, ..

Answer / inspiredminds

5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back

Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.

Is This Answer Correct ?    12 Yes 3 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, ..

Answer / el ingeniero

Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback

Is This Answer Correct ?    14 Yes 11 No

Post New Answer

More VLSI Interview Questions

What are the steps involved in preventing the metastability?

0 Answers  


Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

0 Answers   Infosys,


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,


Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,


6-T XOR gate?

0 Answers   Intel,


What is the function of tie-high and tie-low cells?

0 Answers  


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,


Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,


Explain why & how a MOSFET works?

2 Answers   Infosys,


Categories