Answer / miss shendge

mainly the mosfet is a switch. mosfet consist of 3
terminals drain gate &source when gate and source terminal
voltage is 0 that time drain to source current flows very
small but after further increasing gate to source voltage
drain current also increases.

Answer / bhyreshkj

By applying the gate voltage we can create a channel b/w source and drain. thereafter by increasing the Vds, the current Id flow from source to drain. Depending upon gate voltage Vg we can manipulate the width of the channel b/w Source and Drain. it will reflect on Id current variation.

What does the above code synthesize to?

0 Answers   Intel,

---

Give the cross-sectional diagram of the cmos.

0 Answers  

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,

---

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

3 Answers   IBM, Intel, nvidia,

---

What is the difference between the mealy and moore state machine?

0 Answers  

---

What are the steps required to solve setup and hold violations in vlsi?

0 Answers  

---

Have you studied buses? What types?

5 Answers   Intel,

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,

---

Explain the Various steps in Synthesis?

0 Answers   Intel,

---

Explain what is slack?

0 Answers  

---

What happens to delay if you increase load capacitance?

1 Answers   Google,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---