Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Explain the various MOSFET Capacitances & their significance ?



Explain the various MOSFET Capacitances & their significance ?..

Answer / adarsh

mosfet capacitance are parasitic capacitance and interconnect capacitance
parasitic capacitance is divided into 2, they are :oxide related and junction capacitance

Is This Answer Correct ?    7 Yes 3 No

Post New Answer

More VLSI Interview Questions

what is SCR (Silicon Controlled Rectifier)?

0 Answers  


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,


What is hot electron effect?

3 Answers   Intel,


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,


Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,


Are you familiar with the term MESI?

1 Answers   Intel,


How does a Bandgap Voltage reference work?

0 Answers  


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

0 Answers   Intel,


Explain Clock Skew?

6 Answers   Intel, nvidia,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


Categories