Answer / salla nagaraju

To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.

Explain the working of differential sense amplifier?

1 Answers  

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,

---

Insights of a 2 input NAND gate. Explain the working?

1 Answers   Intel,

---

Explain how MOSFET works?

0 Answers  

---

Implement F = AB+C using CMOS gates?

2 Answers   Intel,

---

What is the difference between the mealy and moore state machine?

0 Answers  

---

Explain the various MOSFET Capacitances & their significance?

1 Answers  

---