Answer / salla nagaraju

To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.

Explain why present VLSI circuits use MOSFETs instead of BJTs?

1 Answers  

---

What happens if we delay the enabling of Clock signal?

1 Answers  

---

Draw the Layout of an Inverter?

1 Answers   Intel,

---

For CMOS logic, give the various techniques you know to minimize power consumption

1 Answers   Infosys,

---

Differences between IRSIM and SPICE?

1 Answers   Intel,

---

What are the different classification of the timing control?

1 Answers  

---

Explain the working of differential sense amplifier?

1 Answers  

---

What is SPICE?

4 Answers   Intel,

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,

---

Factors affecting Power Consumption on a chip?

7 Answers   Intel,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,

---