Interested to Buy Any Domain ? << Click Here >> for more details...
Implement F= not (AB+CD) using CMOS gates?
- 1 Answers
- 5098 Views
- Intel, I also Faced
- E-Mail Answers
Answer / salla nagaraju
To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.
| Is This Answer Correct ? | 0 Yes | 0 No |
How about voltage source?
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
2 Answers Cosmic Circuits, HP,
How do you detect a sequence of "1101" arriving serially from a signal line?
what is Latch up?How to avoid Latch up?
what is multiplexer?
What are the Factors affecting Power Consumption on a chip?
Tell me how MOSFET works.
Insights of a pass gate. Explain the working?
What is Cross Talk?
What happens if we delay the enabling of Clock signal?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Insights of a Tri-State Inverter?
86 Family 
