Answer / amruthaa b

The absolute delay is given by

Dabs = d.t where d is the delay of gate and t is the delay of inverter given by t = RC.

Explain the Working of a 2-stage OPAMP?

1 Answers   Intel,

---

What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

What's the price in 1K quantity?

1 Answers   Wipro,

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1 Answers   Intel,

---

what is the use of defpararm?

1 Answers  

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

1 Answers   Intel,

---

How to improve these parameters? (Cascode topology, use long channel transistors)

1 Answers  

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1 Answers   Infosys,

---

What is validation?

2 Answers   Intel,

---

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1 Answers   Infosys,

---

Explain what is the use of defpararm?

1 Answers  

---