Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 20849 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
| Is This Answer Correct ? | 21 Yes | 7 No |
Post New Answer View All Answers
Draw a 6-T SRAM Cell and explain the Read and Write operations
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What types of CMOS memories have you designed? What were their size? Speed?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain depletion region.
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain Cross section of an NMOS transistor?
Are you familiar with the term MESI?
What happens if we delay the enabling of Clock signal?
What does the above code synthesize to?
Explain why is the number of gate inputs to cmos gates usually limited to four?
