In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answer Posted / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
| Is This Answer Correct ? | 13 Yes | 6 No |
Post New Answer View All Answers
Explain how Verilog is different to normal programming language?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the changes that are provided to meet design power targets?
what is multiplexer?
What are the ways to Optimize the Performance of a Difference Amplifier?
Explain what is scr (silicon controlled rectifier)?
what are three regions of operation of MOSFET and how are they used?
Explain sizing of the inverter?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Draw the stick diagram of a NOR gate. Optimize it
Are you familiar with the term snooping?
Explain the Various steps in Synthesis?
Explain the working of Insights of a pass gate ?
Mention what are the different gates where Boolean logic are applicable?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?