Follow Our FB Page << >> for Daily Laughter. We Post Funny, Viral, Comedy Videos, Memes, Vines...

Differences between functions and Procedures in VHDL?

Answer Posted / amar

functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed

you can compare with verilog task and functions as well

Is This Answer Correct ?    35 Yes 14 No

Post New Answer       View All Answers

Please Help Members By Posting Answers For Below Questions

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.


What are the different ways in which antenna violation can be prevented?


Draw the stick diagram of a NOR gate. Optimize it


Explain how logical gates are controlled by Boolean logic?


Write a program to explain the comparator?


What is the difference between nmos and pmos technologies?


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.


Mention what are three regions of operation of mosfet and how are they used?


Implement a function with both ratioes and domino logic and merits and demerits of each logic?


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)


What are the different measures that are required to achieve the design for better yield?


What happens if we use an Inverter instead of the Differential Sense Amplifier?


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)


Explain how Verilog is different to normal programming language?


What is threshold voltage?