Differences between functions and Procedures in VHDL?
Answer Posted / amar
functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed
you can compare with verilog task and functions as well
Is This Answer Correct ? | 35 Yes | 14 No |
Post New Answer View All Answers
For CMOS logic, give the various techniques you know to minimize power consumption
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain depletion region.
What is threshold voltage?
what is the use of defpararm?
What are the different measures that are required to achieve the design for better yield?
What are the ways to Optimize the Performance of a Difference Amplifier?
What are the different design techniques required to create a layout for digital circuits?
How binary number can give a signal or convert into a digital signal?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the Charge Sharing problem while sampling data from a Bus?
what is verilog?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Implement a 2 I/P and gate using Tran gates?
what are three regions of operation of MOSFET and how are they used?