Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between functions and Procedures in VHDL?

Answer Posted / amar

functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed

you can compare with verilog task and functions as well

Is This Answer Correct ?    35 Yes 14 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1194


What is the critical path in a SRAM?

3107


How does Vbe and Ic change with temperature?

3464


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3821


What is the difference between the mealy and moore state machine?

1035


Mention what are the different gates where Boolean logic are applicable?

1058


What was your role in the silicon evaluation or product ramp? What tools did you use?

2258


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1224


Are you familiar with the term snooping?

3430


Explain how logical gates are controlled by Boolean logic?

1124


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1155


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1090


Explain Cross section of a PMOS transistor?

1165


Explain Cross section of an NMOS transistor?

978


why is the number of gate inputs to CMOS gates usually limited to four?

1277