Differences between functions and Procedures in VHDL?

Answer Posted / amar

functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed

you can compare with verilog task and functions as well

Is This Answer Correct ?    35 Yes 14 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

For CMOS logic, give the various techniques you know to minimize power consumption

850


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

692


Explain depletion region.

609


What is threshold voltage?

678


what is the use of defpararm?

717






What are the different measures that are required to achieve the design for better yield?

581


What are the ways to Optimize the Performance of a Difference Amplifier?

1808


What are the different design techniques required to create a layout for digital circuits?

593


How binary number can give a signal or convert into a digital signal?

684


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1776


Explain the Charge Sharing problem while sampling data from a Bus?

4170


what is verilog?

632


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

630


Implement a 2 I/P and gate using Tran gates?

3507


what are three regions of operation of MOSFET and how are they used?

671