Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between functions and Procedures in VHDL?
- 5 Answers
- 54772 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
what is SCR (Silicon Controlled Rectifier)?
Explain what is scr (silicon controlled rectifier)?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the different design constraints occur in the synthesis phase?
Insights of a 4bit adder/Sub Circuit?
How logical gates are controlled by boolean logic?
What are the various regions of operation of mosfet? How are those regions used?
Are you familiar with the term MESI?
What are the ways to Optimize the Performance of a Difference Amplifier?
What products have you designed which have entered high volume production?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Implement a 2 I/P and gate using Tran gates?
What are the steps required to solve setup and hold violations in vlsi?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain how Verilog is different to normal programming language?
