Answer Posted / princehari

VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples

Write a VLSI program that implements a toll booth controller?

4065

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3218

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3350

What types of CMOS memories have you designed? What were their size? Speed?

4733