Follow Our FB Page << CircleMedia.in >> for Daily Laughter. We Post Funny, Viral, Comedy Videos, Memes, Vines...

Differences between functions and Procedures in VHDL?

Answer Posted / princehari

VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples

Is This Answer Correct ?    12 Yes 26 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

295


Explain the working of differential sense amplifier?

4781


What are the Advantages and disadvantages of Mealy and Moore?

252


How does Vbe and Ic change with temperature?

2510


What is the function of tie-high and tie-low cells?

230






Explain the three regions of operation of a mosfet.

224


What are the steps involved in designing an optimal pad ring?

248


What's the price in 1K quantity?

1975


Explain what is scr (silicon controlled rectifier)?

234


Explain sizing of the inverter?

3341


Give various factors on which threshold voltage depends.

250


Explain Basic Stuff related to Perl?

226


Draw the Layout of an Inverter?

1627


What are the different classification of the timing control?

206


What are the changes that are provided to meet design power targets?

227