Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between functions and Procedures in VHDL?

Answer Posted / manav rathi

function:
1:executes in zero stimulation time.
2:usually return a single value.
3:parameters of mode IN.
4:do not have wait statement.
5:function call state always concurrent.
procedure:
1:may or may not execute in zero stimulation time depending
upon whether it has wait statement or not.
2:may or may not retun a single value.
3:parameters of in,out or inout.
4:has wait statement.
5:procedure call statement may be cocurrent or sequential.

Is This Answer Correct ?    184 Yes 8 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1203


What are the steps involved in preventing the metastability?

1171


Cross section of a PMOS transistor?

4819


Basic Stuff related to Perl?

2868


What is the purpose of having depletion mode device?

1101


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3424


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

2377


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1539


What happens if we use an Inverter instead of the Differential Sense Amplifier?

3352


What is threshold voltage?

1243


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3927


What are the Advantages and disadvantages of Mealy and Moore?

1346


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1251


Working of a 2-stage OPAMP?

3240


Explain Cross section of an NMOS transistor?

1074