Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What happens when the gate oxide is very thin?

Answers were Sorted based on User's Feedback



What happens when the gate oxide is very thin?..

Answer / pallavi saxena

It will lead to tunelling effect where carriers can tunnel
thru the gate oxide,resulting in gate leakage current
flowing into the gate.It can be reduced by using Silicon
Nitride (Si3N4) as it forms good interface with Si.

Is This Answer Correct ?    25 Yes 0 No

What happens when the gate oxide is very thin?..

Answer / sarath

EXACTLY...

Is This Answer Correct ?    4 Yes 2 No

What happens when the gate oxide is very thin?..

Answer / subu

Gate capacitance will be more.Signal will take long time
settle down

Is This Answer Correct ?    1 Yes 1 No

Post New Answer

More VLSI Interview Questions

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,


How does a Bandgap Voltage reference work?

0 Answers  


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  


If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,


Describe the various effects of scaling?

0 Answers   Infosys,


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,


Explain what is multiplexer?

0 Answers  


what is verilog?

0 Answers  


What are the changes that are provided to meet design power targets?

0 Answers  


How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,


Categories