Answer Posted / chaitanya
SETUP time : Minimum time the data should be stable before
the arrival of clock edge
HOLD time : Minum time data shuold be stable after the
arrival of clock edge.
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
What are the Advantages and disadvantages of Mealy and Moore?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the different classification of the timing control?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is look up table in vlsi?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
what is Slack?
What are the steps involved in preventing the metastability?
Draw the Layout of an Inverter?
what is a sequential circuit?
Explain the operation considering a two processor computer system with a cache for each processor.
What is the difference between nmos and pmos technologies?
Explain sizing of the inverter?
How binary number can give a signal or convert into a digital signal?