Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chaitanya
SETUP time : Minimum time the data should be stable before
the arrival of clock edge
HOLD time : Minum time data shuold be stable after the
arrival of clock edge.
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
Explain sizing of the inverter?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the Working of a 2-stage OPAMP?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
How does a Bandgap Voltage reference work?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
what is Slack?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
How does Vbe and Ic change with temperature?
Mention what are the different gates where Boolean logic are applicable?
what is SCR (Silicon Controlled Rectifier)?
Explain how binary number can give a signal or convert into a digital signal?
Are you familiar with the term snooping?
