Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chaitanya
SETUP time : Minimum time the data should be stable before
the arrival of clock edge
HOLD time : Minum time data shuold be stable after the
arrival of clock edge.
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is the function of chain reordering?
Are you familiar with the term snooping?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the difference between cmos and bipolar technologies?
why is the number of gate inputs to CMOS gates usually limited to four?
Explain what is scr (silicon controlled rectifier)?
Are you familiar with the term MESI?
Explain what is the use of defpararm?
What is the purpose of having depletion mode device?
Insights of a 4bit adder/Sub Circuit?
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain the Various steps in Synthesis?
How logical gates are controlled by boolean logic?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
