Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Why is OOPS called OOPS? (C++)

Answer Posted / mathi

Though c++ supports all features of c and also unavailable
features of c, many of the added features were designed to
support object oriented programming. hence it is called as
object oriented programming language .(i.e., oops).

Is This Answer Correct ?    2 Yes 5 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3822


Draw the SRAM Write Circuitry

1140


What is the function of chain reordering?

1015


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1505


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

2274


What is the purpose of having depletion mode device?

990


How does a Bandgap Voltage reference work?

3847


What are the steps involved in designing an optimal pad ring?

1123


Explain how logical gates are controlled by Boolean logic?

1127


Explain how Verilog is different to normal programming language?

1183


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3732


What is threshold voltage?

1130


What is Body Effect?

2465


Explain why is the number of gate inputs to cmos gates usually limited to four?

1452


What are the Advantages and disadvantages of Mealy and Moore?

1194