Interested to Buy Any Domain ? << Click Here >> for more details...
Why do we need both PMOS and NMOS transistors to implement a
pass gate?
- 3 Answers
- 14837 Views
- INEL, Intel, I also Faced
- E-Mail Answers
Answer Posted / eyeman
Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.
| Is This Answer Correct ? | 16 Yes | 2 No |
Post New Answer View All Answers
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What are the main issues associated with multiprocessor caches and how might you solve them?
What types of CMOS memories have you designed? What were their size? Speed?
Explain about 6-T XOR gate?
what is the difference between the TTL chips and CMOS chips?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
If not into production, how far did you follow the design and why did not you see it into production?
What are the steps involved in designing an optimal pad ring?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
what is a sequential circuit?
How logical gates are controlled by boolean logic?
What are the Advantages and disadvantages of Mealy and Moore?
what are three regions of operation of MOSFET and how are they used?
How can you construct both PMOS and NMOS on a single substrate?
