Answer Posted / eyeman

Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1301

---

What is the function of tie-high and tie-low cells?

1093

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3270

---

Explain how Verilog is different to normal programming language?

1284

---

Explain CMOS Inverter transfer characteristics?

3926

---

For CMOS logic, give the various techniques you know to minimize power consumption

1413

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1372

---

Explain what is the depletion region?

1091

---

what is a sequential circuit?

1175

---

What is the difference between cmos and bipolar technologies?

1140

---

What is the purpose of having depletion mode device?

1057

---

Differences between IRSIM and SPICE?

5445

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2895

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1021

---

what is SCR (Silicon Controlled Rectifier)?

1048

---