Interested to Buy Any Domain ? << Click Here >> for more details...
How do you detect a sequence of "1101" arriving serially
from a signal line?
- 7 Answers
- 20260 Views
- nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / amit malik
PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S2 0
S3 0 S0 0
S3 1 S1 1
| Is This Answer Correct ? | 27 Yes | 0 No |
Answer / virag
Use 4 flip-flops
Tap output from all 4 , connect the second bit to an
inverter and AND all the outputs .
When the output of AND gate is 1. the sequence is detected
| Is This Answer Correct ? | 8 Yes | 3 No |
Answer / govind vijayakumar
Just put a SIPO (Serial In Paralle Out)Network at the
output, followed by a gate network.
4 parallel outputs from the SIPO are taken and the signal
lines whose output is supposed to be one are fed to a 3
input and gate. The 0 output is fed to a not gate and the
output of both the gates are anded together. If this
sequence comes then output will be one, otherwise 0.
| Is This Answer Correct ? | 5 Yes | 5 No |
Answer / guest
PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S1 0
S3 0 S0 0
S3 1 S1 1
when s2=1 it should go to s1... otherwise it will not detect
the sequence like "...11101..."
| Is This Answer Correct ? | 3 Yes | 3 No |
Answer / genesys
Answer 2 is not correct. It should be :
PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S0 0
S3 0 S0 0
S3 1 S1 1
where: PS - previous state of the state machine; i/p - input
to the state machine; NS - next state of the state machine;
O/P - output from the state machine
| Is This Answer Correct ? | 8 Yes | 9 No |
Answer / ankush
Sorry, I don't understand the answers here clearly. Can
anyone explain this more clearly
| Is This Answer Correct ? | 1 Yes | 3 No |
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain how logical gates are controlled by Boolean logic?
What happens to delay if we include a resistance at the output of a CMOS circuit?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Are you familiar with the term snooping?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is the doping?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
what is the difference between the testing and verification?
What products have you designed which have entered high volume production?
86 Family 
