Interested to Buy Any Domain ? << Click Here >> for more details...
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 26510 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Answer / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Answer / pavan kumar gupta
verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing
| Is This Answer Correct ? | 8 Yes | 5 No |
Answer / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Answer / sriya
verification is used to check the validity of the design
& testing is used for the verification device.
| Is This Answer Correct ? | 4 Yes | 14 No |
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
What happens to delay if you increase load capacitance?
what is verilog?
Explain depletion region.
Explain about 6-T XOR gate?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How can you construct both PMOS and NMOS on a single substrate?
Id vs. Vds Characteristics of NMOS and PMOS transistors?
1 Answers Brillient, Intel, ISRO,
Are you familiar with VHDL and/or Verilog?
Cross section of an NMOS transistor?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain how logical gates are controlled by Boolean logic?
86 Family 
