Answer Posted / genesys

Answer 2 is not correct. It should be :

PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S0 0
S3 0 S0 0
S3 1 S1 1

where: PS - previous state of the state machine; i/p - input
to the state machine; NS - next state of the state machine;
O/P - output from the state machine

What are the steps involved in preventing the metastability?

1116

---

Draw the Layout of an Inverter?

2486

---

What is the function of enhancement mode transistor?

1098

---

What are the Factors affecting Power Consumption on a chip?

1270

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3299

---

Explain how MOSFET works?

3227

---

Explain the working of Insights of a pass gate ?

1219

---

Explain what is multiplexer?

1066

---

Design an 8 is to 3 encoder using 4 is to encoder?

1318

---

Mention what are the different gates where Boolean logic are applicable?

1102

---

What is the purpose of having depletion mode device?

1029

---

What is the ideal input and output resistance of a current source?

2996

---

Differences between IRSIM and SPICE?

5424

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1266

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2428

---