Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 5662 Views
- Intel, I also Faced
- E-Mail Answers
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain Custom Design Flow?
Mention what are the two types of procedural blocks in Verilog?
What products have you designed which have entered high volume production?
Write a pseudo code for sorting the numbers in an array?
Explain the various MOSFET Capacitances & their significance?
What is component binding?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What are the main issues associated with multiprocessor caches and how might you solve them?
What are the different limitations in increasing the power supply to reduce delay?
What products have you designed which have entered high volume production?
86 Family 
