Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?



In what cases do you need to double clock a signal before presenting it to a synchronous state mac..

Answer / sudeep

when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.

Is This Answer Correct ?    8 Yes 0 No

Post New Answer

More VLSI Interview Questions

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,


What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  


Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

0 Answers   Infosys,


Design an 8 is to 3 encoder using 4 is to encoder?

0 Answers   Intel,


Cross section of a PMOS transistor?

0 Answers   Intel,


Factors affecting Power Consumption on a chip?

7 Answers   Intel,


Explain how binary number can give a signal or convert into a digital signal?

0 Answers  


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


what is Channel length modulation?

2 Answers   Intel,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


How to find the read failiure probablity in SRAM?

2 Answers  


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


Categories