In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 4508 Views
- Intel, I also Faced
- E-Mail Answers
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Differences between D-Latch and D flip-flop?
17 Answers AIT, Intel, Sibridge Technologies,
Explain the Various steps in Synthesis?
What is FPGA?
What is the critical path in a SRAM?
Explain why & how a MOSFET works?
Give the expression for CMOS switching power dissipation?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain depletion region.
What was your role in the silicon evaluation/product ramp? What tools did you use?
6-T XOR gate?
Give various factors on which threshold voltage depends.
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
86 Family 
