What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 12190 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
Explain the operation of a 6T-SRAM cell?
What are the Advantages and disadvantages of Mealy and Moore?
Mention what are the two types of procedural blocks in Verilog?
What are the main issues associated with multiprocessor caches and how might you solve them?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Are you familiar with the term snooping?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
How does Vbe and Ic change with temperature?
How can you model a SRAM at RTL Level?
Explain the Working of a 2-stage OPAMP?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What is threshold voltage?
Explain CMOS Inverter transfer characteristics?
What is the function of enhancement mode transistor?
Explain what is the depletion region?
