What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 12192 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
Post New Answer View All Answers
Explain how binary number can give a signal or convert into a digital signal?
Explain various adders and difference between them?
Explain how MOSFET works?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
How to improve these parameters? (Cascode topology, use long channel transistors)
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain the Various steps in Synthesis?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
How does a Bandgap Voltage reference work?
Explain depletion region.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain what is multiplexer?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
