Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13323 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
Post New Answer View All Answers
What is the ideal input and output resistance of a current source?
What is look up table in vlsi?
What are the ways to Optimize the Performance of a Difference Amplifier?
Design an 8 is to 3 encoder using 4 is to encoder?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What are the different design constraints occur in the synthesis phase?
What happens if we delay the enabling of Clock signal?
Mention what are the two types of procedural blocks in Verilog?
Explain what is slack?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain why is the number of gate inputs to cmos gates usually limited to four?
