Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13518 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
Post New Answer View All Answers
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Give various factors on which threshold voltage depends.
Explain Basic Stuff related to Perl?
why is the number of gate inputs to CMOS gates usually limited to four?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
what is multiplexer?
What are the changes that are provided to meet design power targets?
Mention what are the different gates where Boolean logic are applicable?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is scr (silicon controlled rectifier)?
what is SCR (Silicon Controlled Rectifier)?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Basic Stuff related to Perl?
