Answer Posted / abhishek
Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.
To minimize chances of latch up:
1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.
2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU
| Is This Answer Correct ? | 22 Yes | 1 No |
Post New Answer View All Answers
what is SCR (Silicon Controlled Rectifier)?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain what is slack?
Insights of a 4bit adder/Sub Circuit?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain the working of Insights of an inverter ?
why is the number of gate inputs to CMOS gates usually limited to four?
Explain the operation considering a two processor computer system with a cache for each processor.
What is the function of chain reordering?
Are you familiar with the term MESI?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Working of a 2-stage OPAMP?
Explain Cross section of an NMOS transistor?