Answer Posted / abhishek
Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.
To minimize chances of latch up:
1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.
2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU
| Is This Answer Correct ? | 22 Yes | 1 No |
Post New Answer View All Answers
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What is look up table in vlsi?
Explain the Charge Sharing problem while sampling data from a Bus?
what is verilog?
Describe the various effects of scaling?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Cross section of a PMOS transistor?
what is the difference between the TTL chips and CMOS chips?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Explain the working of Insights of a pass gate ?
What are the main issues associated with multiprocessor caches and how might you solve them?
Working of a 2-stage OPAMP?
