Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / abhishek
Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.
To minimize chances of latch up:
1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.
2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU
| Is This Answer Correct ? | 22 Yes | 1 No |
Post New Answer View All Answers
Explain the Various steps in Synthesis?
Explain what is Verilog?
What are the Factors affecting Power Consumption on a chip?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain how Verilog is different to normal programming language?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
what is multiplexer?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What was your role in the silicon evaluation/product ramp? What tools did you use?
what is a sequential circuit?
Mention what are three regions of operation of mosfet and how are they used?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
what is verilog?
